Re: STM and GC write barrier