Re: Memory Barriers with STM and MVar